summaryrefslogtreecommitdiff
path: root/libre/linux-libre-lts
diff options
context:
space:
mode:
authorAndré Fabian Silva Delgado <emulatorman@parabola.nu>2016-04-10 18:36:56 -0300
committerAndré Fabian Silva Delgado <emulatorman@parabola.nu>2016-04-10 18:44:53 -0300
commit558b4244062101ef0a2d1f575d10b748c7b0fd4c (patch)
tree9cb700679898db14e4e2defd767d1e86b5fb6eb8 /libre/linux-libre-lts
parentb898f888b2b1b545b1c4b81c83bea3a5fe7208c4 (diff)
linux-libre-lts{,-knock}: add C.H.I.P single-board computer support
Diffstat (limited to 'libre/linux-libre-lts')
-rw-r--r--libre/linux-libre-lts/0001-CHIP-device-tree-file.patch252
-rw-r--r--libre/linux-libre-lts/PKGBUILD5
2 files changed, 257 insertions, 0 deletions
diff --git a/libre/linux-libre-lts/0001-CHIP-device-tree-file.patch b/libre/linux-libre-lts/0001-CHIP-device-tree-file.patch
new file mode 100644
index 000000000..61e1476f1
--- /dev/null
+++ b/libre/linux-libre-lts/0001-CHIP-device-tree-file.patch
@@ -0,0 +1,252 @@
+From 45a2d06dfeaec03fd749cbe42dddf44fe1cf53e1 Mon Sep 17 00:00:00 2001
+From: André Silva <emulatorman@parabola.nu>
+Date: Sun, 10 Apr 2016 18:08:45 -0300
+Subject: [PATCH 1/1] C.H.I.P device tree file
+
+This adds a dts file for the C.H.I.P.
+
+Signed-off-by: André Silva <emulatorman@parabola.nu>
+---
+arch/arm/boot/dts/Makefile | 3 +-
+arch/arm/boot/dts/sun5i-r8-chip.dts | 218 ++++++++++++++++++++++++++++++++++++
+2 files changed, 220 insertions(+), 1 deletion(-)
+create mode 100644 arch/arm/boot/dts/sun5i-r8-chip.dts
+
+diff --git a/arch/arm/boot/dts/Makefile b/arch/arm/boot/dts/Makefile
+index 992736b..f8d18bd 100644
+--- a/arch/arm/boot/dts/Makefile
++++ b/arch/arm/boot/dts/Makefile
+@@ -540,7 +540,8 @@ dtb-$(CONFIG_MACH_SUN5I) += \
+ sun5i-a10s-r7-tv-dongle.dtb \
+ sun5i-a13-hsg-h702.dtb \
+ sun5i-a13-olinuxino.dtb \
+- sun5i-a13-olinuxino-micro.dtb
++ sun5i-a13-olinuxino-micro.dtb \
++ sun5i-r8-chip.dtb
+ dtb-$(CONFIG_MACH_SUN6I) += \
+ sun6i-a31-app4-evb1.dtb \
+ sun6i-a31-colombus.dtb \
+diff --git a/arch/arm/boot/dts/sun5i-r8-chip.dts b/arch/arm/boot/dts/sun5i-r8-chip.dts
+new file mode 100644
+index 0000000..530ab28
+--- /dev/null
++++ b/arch/arm/boot/dts/sun5i-r8-chip.dts
+@@ -0,0 +1,218 @@
++/*
++ * Copyright 2015 Free Electrons
++ * Copyright 2015 NextThing Co
++ *
++ * Maxime Ripard <maxime.ripard@free-electrons.com>
++ *
++ * This file is dual-licensed: you can use it either under the terms
++ * of the GPL or the X11 license, at your option. Note that this dual
++ * licensing only applies to this file, and not this project as a
++ * whole.
++ *
++ * a) This file is free software; you can redistribute it and/or
++ * modify it under the terms of the GNU General Public License as
++ * published by the Free Software Foundation; either version 2 of the
++ * License, or (at your option) any later version.
++ *
++ * This file is distributed in the hope that it will be useful,
++ * but WITHOUT ANY WARRANTY; without even the implied warranty of
++ * MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
++ * GNU General Public License for more details.
++ *
++ * Or, alternatively,
++ *
++ * b) Permission is hereby granted, free of charge, to any person
++ * obtaining a copy of this software and associated documentation
++ * files (the "Software"), to deal in the Software without
++ * restriction, including without limitation the rights to use,
++ * copy, modify, merge, publish, distribute, sublicense, and/or
++ * sell copies of the Software, and to permit persons to whom the
++ * Software is furnished to do so, subject to the following
++ * conditions:
++ *
++ * The above copyright notice and this permission notice shall be
++ * included in all copies or substantial portions of the Software.
++ *
++ * THE SOFTWARE IS PROVIDED "AS IS", WITHOUT WARRANTY OF ANY KIND,
++ * EXPRESS OR IMPLIED, INCLUDING BUT NOT LIMITED TO THE WARRANTIES
++ * OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE AND
++ * NONINFRINGEMENT. IN NO EVENT SHALL THE AUTHORS OR COPYRIGHT
++ * HOLDERS BE LIABLE FOR ANY CLAIM, DAMAGES OR OTHER LIABILITY,
++ * WHETHER IN AN ACTION OF CONTRACT, TORT OR OTHERWISE, ARISING
++ * FROM, OUT OF OR IN CONNECTION WITH THE SOFTWARE OR THE USE OR
++ * OTHER DEALINGS IN THE SOFTWARE.
++ */
++
++/dts-v1/;
++#include "sun5i-r8.dtsi"
++#include "sunxi-common-regulators.dtsi"
++
++#include <dt-bindings/gpio/gpio.h>
++#include <dt-bindings/interrupt-controller/irq.h>
++
++/ {
++ model = "NextThing C.H.I.P.";
++ compatible = "nextthing,chip", "allwinner,sun5i-r8";
++
++ aliases {
++ i2c0 = &i2c0;
++ i2c2 = &i2c2;
++ serial0 = &uart1;
++ serial1 = &uart3;
++ };
++
++ chosen {
++ stdout-path = "serial0:115200n8";
++ };
++};
++
++&codec {
++ status = "okay";
++};
++
++&ehci0 {
++ status = "okay";
++};
++
++&i2c0 {
++ pinctrl-names = "default";
++ pinctrl-0 = <&i2c0_pins_a>;
++ status = "okay";
++
++ axp209: pmic@34 {
++ reg = <0x34>;
++
++ /*
++ * The interrupt is routed through the "External Fast
++ * Interrupt Request" pin (ball G13 of the module)
++ * directly to the main interrupt controller, without
++ * any other controller interfering.
++ */
++ interrupts = <0>;
++ };
++};
++
++#include "axp209.dtsi"
++
++&i2c2 {
++ pinctrl-names = "default";
++ pinctrl-0 = <&i2c2_pins_a>;
++ status = "okay";
++
++ xio: gpio@38 {
++ compatible = "nxp,pcf8574a";
++ reg = <0x38>;
++
++ gpio-controller;
++ #gpio-cells = <2>;
++
++ interrupt-parent = <&pio>;
++ interrupts = <6 0 IRQ_TYPE_EDGE_FALLING>;
++ interrupt-controller;
++ #interrupt-cells = <2>;
++ };
++};
++
++&mmc0 {
++ pinctrl-names = "default";
++ pinctrl-0 = <&mmc0_pins_a>;
++ vmmc-supply = <&reg_vcc3v3>;
++ bus-width = <4>;
++ non-removable;
++ status = "okay";
++};
++
++&ohci0 {
++ status = "okay";
++};
++
++&otg_sram {
++ status = "okay";
++};
++
++&pio {
++ chip_vbus_pin: chip_vbus_pin@0 {
++ allwinner,pins = "PB10";
++ allwinner,function = "gpio_out";
++ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
++ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
++ };
++
++ chip_id_det_pin: chip_id_det_pin@0 {
++ allwinner,pins = "PG2";
++ allwinner,function = "gpio_in";
++ allwinner,drive = <SUN4I_PINCTRL_10_MA>;
++ allwinner,pull = <SUN4I_PINCTRL_NO_PULL>;
++ };
++};
++
++&reg_dcdc2 {
++ regulator-min-microvolt = <1000000>;
++ regulator-max-microvolt = <1400000>;
++ regulator-name = "cpuvdd";
++ regulator-always-on;
++};
++
++&reg_dcdc3 {
++ regulator-min-microvolt = <1000000>;
++ regulator-max-microvolt = <1300000>;
++ regulator-name = "corevdd";
++ regulator-always-on;
++};
++
++&reg_ldo1 {
++ regulator-name = "rtcvdd";
++};
++
++&reg_ldo2 {
++ regulator-min-microvolt = <2700000>;
++ regulator-max-microvolt = <3300000>;
++ regulator-name = "avcc";
++ regulator-always-on;
++};
++
++&reg_ldo5 {
++ regulator-min-microvolt = <1800000>;
++ regulator-max-microvolt = <1800000>;
++ regulator-name = "vcc-1v8";
++};
++
++&reg_usb0_vbus {
++ pinctrl-0 = <&chip_vbus_pin>;
++ vin-supply = <&reg_vcc5v0>;
++ gpio = <&pio 1 10 GPIO_ACTIVE_HIGH>; /* PB10 */
++ status = "okay";
++};
++
++&uart1 {
++ pinctrl-names = "default";
++ pinctrl-0 = <&uart1_pins_b>;
++ status = "okay";
++};
++
++&uart3 {
++ pinctrl-names = "default";
++ pinctrl-0 = <&uart3_pins_a>,
++ <&uart3_pins_cts_rts_a>;
++ status = "okay";
++};
++
++&usb_otg {
++ dr_mode = "otg";
++ status = "okay";
++};
++
++&usb_power_supply {
++ status = "okay";
++};
++
++&usbphy {
++ pinctrl-names = "default";
++ pinctrl-0 = <&chip_id_det_pin>;
++ status = "okay";
++
++ usb0_id_det-gpio = <&pio 6 2 GPIO_ACTIVE_HIGH>; /* PG2 */
++ usb0_vbus_power-supply = <&usb_power_supply>;
++ usb0_vbus-supply = <&reg_usb0_vbus>;
++ usb1_vbus-supply = <&reg_vcc5v0>;
++};
diff --git a/libre/linux-libre-lts/PKGBUILD b/libre/linux-libre-lts/PKGBUILD
index dcc2c59a2..729494c2c 100644
--- a/libre/linux-libre-lts/PKGBUILD
+++ b/libre/linux-libre-lts/PKGBUILD
@@ -49,6 +49,7 @@ source=("http://linux-libre.fsfla.org/pub/linux-libre/releases/${_pkgbasever}/li
# armv7h patches
"https://repo.parabola.nu/other/rcn-libre/patches/${_pkgver%-*}/rcn-libre-${_pkgver%-*}-${rcnrel}.patch"
"https://repo.parabola.nu/other/rcn-libre/patches/${_pkgver%-*}/rcn-libre-${_pkgver%-*}-${rcnrel}.patch.sig"
+ '0001-CHIP-device-tree-file.patch'
'0001-ARM-atags-add-support-for-Marvell-s-u-boot.patch'
'0002-ARM-atags-fdt-retrieve-MAC-addresses-from-Marvell-bo.patch'
'0003-SMILE-Plug-device-tree-file.patch'
@@ -76,6 +77,7 @@ sha256sums=('48b2e5ea077d0a0bdcb205e67178e8eb5b2867db3b2364b701dbc801d9755324'
'3d3266bd082321dccf429cc2200d1a4d870d2031546f9f591b6dfbb698294808'
'3743d0478507d160f24326241831df8c4d3f2e268bcaf2f62dfe2ef5e8a69188'
'SKIP'
+ 'bb3113130feedd411bd0947bd8217c7643519659ddb9ca57f7b53a1a51fb67a0'
'203b07cc241f2374d1e18583fc9940cc69da134f992bff65a8b376c717aa7ea7'
'28fb8c937c2a0dc824ea755efba26ac5a4555f9a97d79f4e31f24b23c5eae59c'
'39bfd7f6e2df0b87b52488462edb2fbcfaf9e3eb2a974fc7b3bc22147352fece'
@@ -112,6 +114,9 @@ prepare() {
# RCN patch (CM3 firmware deblobbed)
git apply -v "${srcdir}/rcn-libre-${_pkgver%-*}-${rcnrel}.patch"
+ # Parabola patches
+ patch -p1 -i "${srcdir}/0001-CHIP-device-tree-file.patch"
+
# ALARM patches
patch -p1 -i "${srcdir}/0001-ARM-atags-add-support-for-Marvell-s-u-boot.patch"
patch -p1 -i "${srcdir}/0002-ARM-atags-fdt-retrieve-MAC-addresses-from-Marvell-bo.patch"